


**Patent number:** JP10144007  
**Publication date:** 1998-05-29  
**Inventor:** KOBAYASHI RYOJI; TANAKA SHINICHI; MUTO AKIRA;  
AKAHIRA NOBUO  
**Applicant:** MATSUSHITA ELECTRIC IND CO LTD  
**Classification:**  
- international: G11B20/14; H03M7/14  
- european:  
**Application number:** JP19970197626 19970723  
**Priority number(s):**

## Abstract of JP10144007

**PROBLEM TO BE SOLVED:** To reduce the low frequency component of a signal to be recorded on a recording medium by controlling scrambled data so that the divergence of DSV (digital sum value) is sufficiently suppressed.

**SOLUTION:** A scrambler 12 scrambles the main data from a memory 11 to output the scrambled main data to an 8/16 converter 13, which modulates the scrambled main data to form main data for output. A comparator 14 inputs the DSV obtained by the 8/16 converter 13 to judge whether the amount of change in the DSV exceeds a threshold value or not. A controller 15 performs the scrambling and the modulating of the main data repeatedly by changing scramble data until the amount of change in the DSV becomes equal to or smaller than the threshold value and transmits the main data from the 8/16 converter 13 to a recording and reproducing device when the amount of change in the DSV does not exceed the threshold value.



10/12/2005